aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/xilinx/tribuf.ys
diff options
context:
space:
mode:
authorMiodrag Milanović <mmicko@gmail.com>2019-12-30 20:34:31 +0100
committerGitHub <noreply@github.com>2019-12-30 20:34:31 +0100
commitc0a17c2457532726b05586d3b7a030bd9f372dea (patch)
tree7db5e128665cb486880bcf7c01e08cc060a3469d /tests/arch/xilinx/tribuf.ys
parentc2c74f9bb001bba026270a6c218fc462aeaac6c2 (diff)
parentf9749c202c93e1c9c6edb522999eacc323039b95 (diff)
downloadyosys-c0a17c2457532726b05586d3b7a030bd9f372dea.tar.gz
yosys-c0a17c2457532726b05586d3b7a030bd9f372dea.tar.bz2
yosys-c0a17c2457532726b05586d3b7a030bd9f372dea.zip
Merge pull request #1589 from YosysHQ/iopad_default
Make iopad option default for all xilinx flows
Diffstat (limited to 'tests/arch/xilinx/tribuf.ys')
-rw-r--r--tests/arch/xilinx/tribuf.ys7
1 files changed, 4 insertions, 3 deletions
diff --git a/tests/arch/xilinx/tribuf.ys b/tests/arch/xilinx/tribuf.ys
index 4697703ca..eaccab126 100644
--- a/tests/arch/xilinx/tribuf.ys
+++ b/tests/arch/xilinx/tribuf.ys
@@ -7,6 +7,7 @@ synth
equiv_opt -assert -map +/xilinx/cells_sim.v -map +/simcells.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd tristate # Constrain all select calls below inside the top module
-# TODO :: Tristate logic not yet supported; see https://github.com/YosysHQ/yosys/issues/1225
-select -assert-count 1 t:$_TBUF_
-select -assert-none t:$_TBUF_ %% t:* %D
+select -assert-count 2 t:IBUF
+select -assert-count 1 t:INV
+select -assert-count 1 t:OBUFT
+select -assert-none t:IBUF t:INV t:OBUFT %% t:* %D