diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-12-12 17:44:37 -0800 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-12-12 17:44:37 -0800 |
| commit | caab66111e2b5052bd26c8fd64b1324e7e4a4106 (patch) | |
| tree | c6acd63874940ba0ff1176577833cef4bce794a7 /tests/arch/ice40 | |
| parent | 9ab1feeaf11adb6b675ac4034e246cb137d07db9 (diff) | |
| download | yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.tar.gz yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.tar.bz2 yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.zip | |
Rename memory tests to lutram, add more xilinx tests
Diffstat (limited to 'tests/arch/ice40')
| -rw-r--r-- | tests/arch/ice40/lutram.ys (renamed from tests/arch/ice40/memory.ys) | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/tests/arch/ice40/memory.ys b/tests/arch/ice40/lutram.ys index c356e67fb..1ba40f8ec 100644 --- a/tests/arch/ice40/memory.ys +++ b/tests/arch/ice40/lutram.ys @@ -1,5 +1,5 @@ -read_verilog ../common/memory.v -hierarchy -top top +read_verilog ../common/lutram.v +hierarchy -top lutram_1w1r proc memory -nomap equiv_opt -run :prove -map +/ice40/cells_sim.v synth_ice40 @@ -10,6 +10,6 @@ miter -equiv -flatten -make_assert -make_outputs gold gate miter sat -verify -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter design -load postopt -cd top +cd lutram_1w1r select -assert-count 1 t:SB_RAM40_4K select -assert-none t:SB_RAM40_4K %% t:* %D |