diff options
author | Eddie Hung <eddie@fpgeh.com> | 2020-01-21 16:50:04 -0800 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2020-01-21 16:50:04 -0800 |
commit | 5aaa19f1ab33394accbe633cd96a3fbe281dd09a (patch) | |
tree | b87b9e0ccd100d60553c3d30808ff4fc119113eb /tests/arch/efinix | |
parent | 72e4540ca9749a0b7621e91e32e5aabf24b29b74 (diff) | |
download | yosys-5aaa19f1ab33394accbe633cd96a3fbe281dd09a.tar.gz yosys-5aaa19f1ab33394accbe633cd96a3fbe281dd09a.tar.bz2 yosys-5aaa19f1ab33394accbe633cd96a3fbe281dd09a.zip |
Update tests with reduced area
Diffstat (limited to 'tests/arch/efinix')
-rw-r--r-- | tests/arch/efinix/mux.ys | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/tests/arch/efinix/mux.ys b/tests/arch/efinix/mux.ys index b46f641e1..a4268aea3 100644 --- a/tests/arch/efinix/mux.ys +++ b/tests/arch/efinix/mux.ys @@ -16,7 +16,7 @@ proc equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) cd mux4 # Constrain all select calls below inside the top module -select -assert-count 2 t:EFX_LUT4 +#select -assert-count 2 t:EFX_LUT4 select -assert-none t:EFX_LUT4 %% t:* %D @@ -26,7 +26,7 @@ proc equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) cd mux8 # Constrain all select calls below inside the top module -select -assert-count 5 t:EFX_LUT4 +#select -assert-count 5 t:EFX_LUT4 select -assert-none t:EFX_LUT4 %% t:* %D @@ -36,6 +36,6 @@ proc equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) cd mux16 # Constrain all select calls below inside the top module -select -assert-count 12 t:EFX_LUT4 +select -assert-count 11 t:EFX_LUT4 select -assert-none t:EFX_LUT4 %% t:* %D |