diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-12-12 17:44:37 -0800 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-12-12 17:44:37 -0800 |
| commit | caab66111e2b5052bd26c8fd64b1324e7e4a4106 (patch) | |
| tree | c6acd63874940ba0ff1176577833cef4bce794a7 /tests/arch/anlogic/lutram.ys | |
| parent | 9ab1feeaf11adb6b675ac4034e246cb137d07db9 (diff) | |
| download | yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.tar.gz yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.tar.bz2 yosys-caab66111e2b5052bd26c8fd64b1324e7e4a4106.zip | |
Rename memory tests to lutram, add more xilinx tests
Diffstat (limited to 'tests/arch/anlogic/lutram.ys')
| -rw-r--r-- | tests/arch/anlogic/lutram.ys | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/tests/arch/anlogic/lutram.ys b/tests/arch/anlogic/lutram.ys new file mode 100644 index 000000000..9ebb75443 --- /dev/null +++ b/tests/arch/anlogic/lutram.ys @@ -0,0 +1,21 @@ +read_verilog ../common/lutram.v +hierarchy -top lutram_1w1r +proc +memory -nomap +equiv_opt -run :prove -map +/anlogic/cells_sim.v synth_anlogic +memory +opt -full + +miter -equiv -flatten -make_assert -make_outputs gold gate miter +#ERROR: Failed to import cell gate.mem.0.0.0 (type EG_LOGIC_DRAM16X4) to SAT database. +#sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter + +design -load postopt +cd lutram_1w1r + +select -assert-count 8 t:AL_MAP_LUT2 +select -assert-count 8 t:AL_MAP_LUT4 +select -assert-count 8 t:AL_MAP_LUT5 +select -assert-count 36 t:AL_MAP_SEQ +select -assert-count 8 t:EG_LOGIC_DRAM16X4 #Why not AL_LOGIC_BRAM? +select -assert-none t:AL_MAP_LUT2 t:AL_MAP_LUT4 t:AL_MAP_LUT5 t:AL_MAP_SEQ t:EG_LOGIC_DRAM16X4 %% t:* %D |