aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/xc7_cells_xtra.v
diff options
context:
space:
mode:
authorBenedikt Tutzer <benedikt.tutzer@tuwien.ac.at>2019-10-09 14:21:52 +0200
committerBenedikt Tutzer <benedikt.tutzer@tuwien.ac.at>2019-10-09 14:21:52 +0200
commit79be986e2248540854c3e8e1e21f5bf971079690 (patch)
tree647f9d348cc6d17e5352f480e1abfeaab9a3f64e /techlibs/xilinx/xc7_cells_xtra.v
parent9c59a56aa495a9d73979c76b92440ad256ca0f13 (diff)
downloadyosys-79be986e2248540854c3e8e1e21f5bf971079690.tar.gz
yosys-79be986e2248540854c3e8e1e21f5bf971079690.tar.bz2
yosys-79be986e2248540854c3e8e1e21f5bf971079690.zip
Fix renaming all classes to Cpp*
(This is only relevant for classes that are exposed twice, one time as a base class and one time as a derived class that can in turn be overridden in python, but actually all others were renamed)
Diffstat (limited to 'techlibs/xilinx/xc7_cells_xtra.v')
0 files changed, 0 insertions, 0 deletions