diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-07-18 14:20:43 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-07-18 14:20:43 -0700 |
| commit | b97fe6e86651b3a4736c46a49d76878beb088a8c (patch) | |
| tree | 14178cb797e6c9a3d7c46ded4d633c11407da9a9 /techlibs/xilinx/lutrams.txt | |
| parent | 9cb0456b6f9fa86240a747bab9780a28001b1a02 (diff) | |
| download | yosys-b97fe6e86651b3a4736c46a49d76878beb088a8c.tar.gz yosys-b97fe6e86651b3a4736c46a49d76878beb088a8c.tar.bz2 yosys-b97fe6e86651b3a4736c46a49d76878beb088a8c.zip | |
Work in progress for renaming labels/options in synth_xilinx
Diffstat (limited to 'techlibs/xilinx/lutrams.txt')
| -rw-r--r-- | techlibs/xilinx/lutrams.txt | 60 |
1 files changed, 60 insertions, 0 deletions
diff --git a/techlibs/xilinx/lutrams.txt b/techlibs/xilinx/lutrams.txt new file mode 100644 index 000000000..2613c206c --- /dev/null +++ b/techlibs/xilinx/lutrams.txt @@ -0,0 +1,60 @@ + +bram $__XILINX_RAM32X1D + init 1 + abits 5 + dbits 1 + groups 2 + ports 1 1 + wrmode 0 1 + enable 0 1 + transp 0 0 + clocks 0 1 + clkpol 0 2 +endbram + +bram $__XILINX_RAM64X1D + init 1 + abits 6 + dbits 1 + groups 2 + ports 1 1 + wrmode 0 1 + enable 0 1 + transp 0 0 + clocks 0 1 + clkpol 0 2 +endbram + +bram $__XILINX_RAM128X1D + init 1 + abits 7 + dbits 1 + groups 2 + ports 1 1 + wrmode 0 1 + enable 0 1 + transp 0 0 + clocks 0 1 + clkpol 0 2 +endbram + +match $__XILINX_RAM32X1D + min bits 3 + min wports 1 + make_outreg + or_next_if_better +endmatch + +match $__XILINX_RAM64X1D + min bits 5 + min wports 1 + make_outreg + or_next_if_better +endmatch + +match $__XILINX_RAM128X1D + min bits 9 + min wports 1 + make_outreg +endmatch + |