diff options
| author | SergeyDegtyar <sndegtyar@gmail.com> | 2019-09-23 12:12:02 +0300 |
|---|---|---|
| committer | SergeyDegtyar <sndegtyar@gmail.com> | 2019-09-23 12:12:02 +0300 |
| commit | 27377c46634263beb5f8c28cb34b0c87ed6e9525 (patch) | |
| tree | 45891fbd7f4486d0f90486cca0e42a74b84d8da1 /techlibs/xilinx/ff_map.v | |
| parent | 7e8f7f4c59c96897159d32771d0c7179c5474281 (diff) | |
| download | yosys-27377c46634263beb5f8c28cb34b0c87ed6e9525.tar.gz yosys-27377c46634263beb5f8c28cb34b0c87ed6e9525.tar.bz2 yosys-27377c46634263beb5f8c28cb34b0c87ed6e9525.zip | |
Add new tests for Anlogic architecture
Problems/questions:
- memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type
EG_LOGIC_DRAM16X4) to SAT database.
Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM?
- Internal cell type $_TBUF_ is present.
Diffstat (limited to 'techlibs/xilinx/ff_map.v')
0 files changed, 0 insertions, 0 deletions