diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-05-23 08:58:57 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-05-23 08:58:57 -0700 |
commit | ae89e6ab26d2d87a604e20ebc14dcda8c9901585 (patch) | |
tree | a8b9fb4f00eef4abaa1c476e488ded535f372dc6 /techlibs/xilinx/cells_xtra.v | |
parent | 4f44e3399ba6c959c830943c44c4ad728be895fa (diff) | |
download | yosys-ae89e6ab26d2d87a604e20ebc14dcda8c9901585.tar.gz yosys-ae89e6ab26d2d87a604e20ebc14dcda8c9901585.tar.bz2 yosys-ae89e6ab26d2d87a604e20ebc14dcda8c9901585.zip |
Add whitebox support to DRAM
Diffstat (limited to 'techlibs/xilinx/cells_xtra.v')
-rw-r--r-- | techlibs/xilinx/cells_xtra.v | 18 |
1 files changed, 0 insertions, 18 deletions
diff --git a/techlibs/xilinx/cells_xtra.v b/techlibs/xilinx/cells_xtra.v index fbcc74682..0ec3d0df0 100644 --- a/techlibs/xilinx/cells_xtra.v +++ b/techlibs/xilinx/cells_xtra.v @@ -3655,17 +3655,6 @@ module PULLUP (...); output O; endmodule -module RAM128X1D (...); - parameter [127:0] INIT = 128'h00000000000000000000000000000000; - parameter [0:0] IS_WCLK_INVERTED = 1'b0; - output DPO, SPO; - input [6:0] A; - input [6:0] DPRA; - input D; - input WCLK; - input WE; -endmodule - module RAM128X1S (...); parameter [127:0] INIT = 128'h00000000000000000000000000000000; parameter [0:0] IS_WCLK_INVERTED = 1'b0; @@ -3756,13 +3745,6 @@ module RAM64M (...); input WE; endmodule -module RAM64X1D (...); - parameter [63:0] INIT = 64'h0000000000000000; - parameter [0:0] IS_WCLK_INVERTED = 1'b0; - output DPO, SPO; - input A0, A1, A2, A3, A4, A5, D, DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5, WCLK, WE; -endmodule - module RAM64X1S (...); parameter [63:0] INIT = 64'h0000000000000000; parameter [0:0] IS_WCLK_INVERTED = 1'b0; |