diff options
author | Marcin KoĆcielnicki <koriakin@0x04.net> | 2019-11-29 15:55:29 +0000 |
---|---|---|
committer | Marcin KoĆcielnicki <mwk@0x04.net> | 2019-11-29 16:56:27 +0100 |
commit | 2badaa9adbf3fa976ac7e9d967e7d098de429bed (patch) | |
tree | 8f459dc51fcd92f4908c8fd566e3881106168406 /techlibs/xilinx/cells_xtra.v | |
parent | 0466c48533ad2831a95c6b63c3a190adb76499e9 (diff) | |
download | yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.tar.gz yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.tar.bz2 yosys-2badaa9adbf3fa976ac7e9d967e7d098de429bed.zip |
xilinx: Add missing blackbox cell for BUFPLL.
Diffstat (limited to 'techlibs/xilinx/cells_xtra.v')
-rw-r--r-- | techlibs/xilinx/cells_xtra.v | 20 |
1 files changed, 20 insertions, 0 deletions
diff --git a/techlibs/xilinx/cells_xtra.v b/techlibs/xilinx/cells_xtra.v index 671d16e8a..00a8a5f8a 100644 --- a/techlibs/xilinx/cells_xtra.v +++ b/techlibs/xilinx/cells_xtra.v @@ -5240,9 +5240,13 @@ module RAMB18E1 (...); parameter IS_RSTRAMB_INVERTED = 1'b0; parameter IS_RSTREGARSTREG_INVERTED = 1'b0; parameter IS_RSTREGB_INVERTED = 1'b0; + (* abc9_arrival=2454 *) output [15:0] DOADO; + (* abc9_arrival=2454 *) output [15:0] DOBDO; + (* abc9_arrival=2454 *) output [1:0] DOPADOP; + (* abc9_arrival=2454 *) output [1:0] DOPBDOP; (* clkbuf_sink *) (* invertible_pin = "IS_CLKARDCLK_INVERTED" *) @@ -5452,9 +5456,13 @@ module RAMB36E1 (...); parameter IS_RSTREGB_INVERTED = 1'b0; output CASCADEOUTA; output CASCADEOUTB; + (* abc9_arrival=2454 *) output [31:0] DOADO; + (* abc9_arrival=2454 *) output [31:0] DOBDO; + (* abc9_arrival=2454 *) output [3:0] DOPADOP; + (* abc9_arrival=2454 *) output [3:0] DOPBDOP; output [7:0] ECCPARITY; output [8:0] RDADDRECC; @@ -8527,6 +8535,18 @@ module BUFIO2FB (...); input I; endmodule +module BUFPLL (...); + parameter integer DIVIDE = 1; + parameter ENABLE_SYNC = "TRUE"; + (* clkbuf_driver *) + output IOCLK; + output LOCK; + output SERDESSTROBE; + input GCLK; + input LOCKED; + input PLLIN; +endmodule + module BUFPLL_MCB (...); parameter integer DIVIDE = 2; parameter LOCK_SRC = "LOCK_TO_0"; |