aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_xtra.v
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2019-03-14 08:10:02 -0700
committerEddie Hung <eddieh@ece.ubc.ca>2019-03-14 08:10:02 -0700
commit26ecbc1aee1dca1c186ab2b51835d74f67bc3e75 (patch)
treeb9cc84592ebccaec275b5f3279f76297ef294e64 /techlibs/xilinx/cells_xtra.v
parent79b4a275ce85d231186105b6e73a596ff3326e1f (diff)
downloadyosys-26ecbc1aee1dca1c186ab2b51835d74f67bc3e75.tar.gz
yosys-26ecbc1aee1dca1c186ab2b51835d74f67bc3e75.tar.bz2
yosys-26ecbc1aee1dca1c186ab2b51835d74f67bc3e75.zip
Add shregmap -init_msb_first and use in synth_xilinx
Diffstat (limited to 'techlibs/xilinx/cells_xtra.v')
0 files changed, 0 insertions, 0 deletions