aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-16 16:07:29 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-16 16:07:29 -0700
commitd26c512d7ef5369f26436540efee40201e480f7f (patch)
tree71c0c5c618bb8c31d39f29c53ecfaf9c699f3b98 /techlibs/xilinx/cells_sim.v
parent1c57b1e7ea0128aebef8e78bcf4de9aaf9e42c6a (diff)
downloadyosys-d26c512d7ef5369f26436540efee40201e480f7f.tar.gz
yosys-d26c512d7ef5369f26436540efee40201e480f7f.tar.bz2
yosys-d26c512d7ef5369f26436540efee40201e480f7f.zip
Add doc for abc_* attributes
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions