aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-09-23 21:58:04 -0700
committerEddie Hung <eddie@fpgeh.com>2019-09-23 21:58:04 -0700
commitc340fbfab23c582103402bbd812d9bca4510dc41 (patch)
tree6aef6aa91610b8247b97ad9eb7fc0308bc294915 /techlibs/xilinx/cells_sim.v
parent11ac37733d436d5c0217fa6da029d620ec3da1b3 (diff)
downloadyosys-c340fbfab23c582103402bbd812d9bca4510dc41.tar.gz
yosys-c340fbfab23c582103402bbd812d9bca4510dc41.tar.bz2
yosys-c340fbfab23c582103402bbd812d9bca4510dc41.zip
Force $inout.out ports to begin with '$' to indicate internal
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions