aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-26 13:50:19 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-26 13:50:19 -0700
commitb2b5cf78e21def63c54c080217d77afefba8e4c7 (patch)
tree373a16624992c6e9da5a1696d1bca2f18892af29 /techlibs/xilinx/cells_sim.v
parent6d9ba402632b1fd49e2c5ea63268682f126457c2 (diff)
downloadyosys-b2b5cf78e21def63c54c080217d77afefba8e4c7.tar.gz
yosys-b2b5cf78e21def63c54c080217d77afefba8e4c7.tar.bz2
yosys-b2b5cf78e21def63c54c080217d77afefba8e4c7.zip
Rework muxcover decoder gen if more significant muxes are 1'bx
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions