aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-26 11:38:28 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-26 11:38:28 -0700
commit8d8261c71fd34de7eb4cb5ae7bdb2592f33ed852 (patch)
treee6d0d580a8fbfe22c17b91fbc311e5e793b9653c /techlibs/xilinx/cells_sim.v
parent80de03a7a64351bdc617cc14e609b858a1f93954 (diff)
downloadyosys-8d8261c71fd34de7eb4cb5ae7bdb2592f33ed852.tar.gz
yosys-8d8261c71fd34de7eb4cb5ae7bdb2592f33ed852.tar.bz2
yosys-8d8261c71fd34de7eb4cb5ae7bdb2592f33ed852.zip
Do not call opt with -full before muxcover
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions