aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-20 19:20:17 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-20 19:20:17 -0700
commit6b1b03d9f771addbd54358299faad181b589c9f8 (patch)
tree9890325e2f6df73b17063377896d54e95a2e50f8 /techlibs/xilinx/cells_sim.v
parentd46dc9c5b4362c1e333979cbbac4f3567904fee5 (diff)
downloadyosys-6b1b03d9f771addbd54358299faad181b589c9f8.tar.gz
yosys-6b1b03d9f771addbd54358299faad181b589c9f8.tar.bz2
yosys-6b1b03d9f771addbd54358299faad181b589c9f8.zip
ecp5: remove DPR16X4 from abc_unmap.v
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions