aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-08 16:24:20 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-08 16:24:20 -0700
commit6797f6b6c4660622dbde27ced83fdd37a874f00d (patch)
tree667a21707d40c56b014db4f67523ceffcd05731d /techlibs/xilinx/cells_sim.v
parentf6c354c55bcba26978c8dd04c3cc4f02231aebe4 (diff)
downloadyosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.tar.gz
yosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.tar.bz2
yosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.zip
$_XILINX_SHREG_ to preserve src attribute
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions