aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-12-30 10:01:02 -0800
committerGitHub <noreply@github.com>2019-12-30 10:01:02 -0800
commitc2c74f9bb001bba026270a6c218fc462aeaac6c2 (patch)
tree8e6ef83072f31e07bb45d503e840611350ab66be /techlibs/intel
parentce6e4f6341b90f68ea42120b5a0bfb34c586633c (diff)
parentd45869855c6fc86dc6a0225018a8e383866dacb4 (diff)
downloadyosys-c2c74f9bb001bba026270a6c218fc462aeaac6c2.tar.gz
yosys-c2c74f9bb001bba026270a6c218fc462aeaac6c2.tar.bz2
yosys-c2c74f9bb001bba026270a6c218fc462aeaac6c2.zip
Merge pull request #1599 from YosysHQ/eddie/retry_1588
Retry #1588 -- "write_xaiger: only instantiate each whitebox cell type once"
Diffstat (limited to 'techlibs/intel')
0 files changed, 0 insertions, 0 deletions