aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-12-30 12:11:45 -0800
committerEddie Hung <eddie@fpgeh.com>2019-12-30 13:28:29 -0800
commit79448f9be035c88589b4e9c0de6b2bdc5acbd4df (patch)
tree1c0e118dbc3e7b3f6f3012a3e0ae72b9308e5cc3 /techlibs/intel
parentc9e3b26412d6e5c5405f131b7526dec632fbb315 (diff)
downloadyosys-79448f9be035c88589b4e9c0de6b2bdc5acbd4df.tar.gz
yosys-79448f9be035c88589b4e9c0de6b2bdc5acbd4df.tar.bz2
yosys-79448f9be035c88589b4e9c0de6b2bdc5acbd4df.zip
Update doc that "-retime" calls abc with "-dff -D 1"
Diffstat (limited to 'techlibs/intel')
-rw-r--r--techlibs/intel/synth_intel.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/intel/synth_intel.cc b/techlibs/intel/synth_intel.cc
index f033f3acc..a3d346407 100644
--- a/techlibs/intel/synth_intel.cc
+++ b/techlibs/intel/synth_intel.cc
@@ -71,7 +71,7 @@ struct SynthIntelPass : public ScriptPass {
log(" do not flatten design before synthesis\n");
log("\n");
log(" -retime\n");
- log(" run 'abc' with -dff option\n");
+ log(" run 'abc' with '-dff -D 1' options\n");
log("\n");
log("The following commands are executed by this synthesis command:\n");
help_script();