aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10
diff options
context:
space:
mode:
authorClaire Wolf <claire@symbioticeda.com>2020-04-29 14:28:04 +0200
committerClaire Wolf <claire@symbioticeda.com>2020-05-02 11:21:01 +0200
commit589ed2d97032829568e73a5858772e39088aeeeb (patch)
treeff318592efab768ecb4f57e493cb8a260641c298 /techlibs/intel/max10
parentbbbce0d1c58f8bfb0a615f1ed53fa046552b5adf (generated by cgit v1.2.3 (git 2.25.1) at 2025-10-07 14:11:42 +0000 it.cgi/iCE40/yosys/snapshot/yosys-589ed2d97032829568e73a5858772e39088aeeeb.tar.bz2'>yosys-589ed2d97032829568e73a5858772e39088aeeeb.tar.bz2
yosys-589ed2d97032829568e73a5858772e39088aeeeb.zip
Add AST_SELFSZ and improve handling of bit slices
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
Diffstat (limited to 'techlibs/intel/max10')
0 files changed, 0 insertions, 0 deletions