aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_map.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-10-05 14:38:32 +0200
committerClifford Wolf <clifford@clifford.at>2017-10-05 14:38:32 +0200
commitfc3378916dbaf46018a99571ef190189088c225c (patch)
treedfc1a3ce67c3af2defbea9e6db380272877c47f4 /techlibs/intel/max10/cells_map.v
parentee56a887b65e74e44aa6601113f0b477211ccdbc (diff)
downloadyosys-fc3378916dbaf46018a99571ef190189088c225c.tar.gz
yosys-fc3378916dbaf46018a99571ef190189088c225c.tar.bz2
yosys-fc3378916dbaf46018a99571ef190189088c225c.zip
Improve handling of Verific errors
Diffstat (limited to 'techlibs/intel/max10/cells_map.v')
0 files changed, 0 insertions, 0 deletions