diff options
| author | whitequark <whitequark@whitequark.org> | 2020-07-09 20:17:19 +0000 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-07-09 20:17:19 +0000 |
| commit | c0bcbe1f6254f050207a91506a63aa9d784bd8d6 (patch) | |
| tree | a788116d9cbdfe717123327895ea8a565a12ee39 /techlibs/intel/cycloneive | |
| parent | 0e9b889b77454ce8bcee47e73ed9b79f9b31771f (diff) | |
| parent | dc35ef05f93bf634e7f158869af48707233505e2 (diff) | |
| download | yosys-c0bcbe1f6254f050207a91506a63aa9d784bd8d6.tar.gz yosys-c0bcbe1f6254f050207a91506a63aa9d784bd8d6.tar.bz2 yosys-c0bcbe1f6254f050207a91506a63aa9d784bd8d6.zip | |
Merge pull request #2255 from whitequark/bison-Werror-conflicts
verilog_parser: turn S/R and R/R conflicts into hard errors
Diffstat (limited to 'techlibs/intel/cycloneive')
0 files changed, 0 insertions, 0 deletions