diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-23 11:21:44 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-23 11:21:44 -0700 |
| commit | a270af00cc133ac03ec97cf81ed0a7146b7b225e (patch) | |
| tree | d713de4d4a23b08b04d595a878bef89a6c872efa /techlibs/ice40 | |
| parent | bb2d5bc4f85ac95104fbd2591ad92ebf0c22e11d (diff) | |
| download | yosys-a270af00cc133ac03ec97cf81ed0a7146b7b225e.tar.gz yosys-a270af00cc133ac03ec97cf81ed0a7146b7b225e.tar.bz2 yosys-a270af00cc133ac03ec97cf81ed0a7146b7b225e.zip | |
Put abc_* attributes above port
Diffstat (limited to 'techlibs/ice40')
| -rw-r--r-- | techlibs/ice40/cells_sim.v | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/techlibs/ice40/cells_sim.v b/techlibs/ice40/cells_sim.v index ab04808f4..c7f3bdad2 100644 --- a/techlibs/ice40/cells_sim.v +++ b/techlibs/ice40/cells_sim.v @@ -143,11 +143,13 @@ endmodule (* abc_box_id = 1, lib_whitebox *) module \$__ICE40_FULL_ADDER ( - (* abc_carry *) output CO, + (* abc_carry *) + output CO, output O, input A, input B, - (* abc_carry *) input CI + (* abc_carry *) + input CI ); SB_CARRY carry ( .I0(A), |