diff options
| author | Xark <Xark@XarkLabs.com> | 2020-06-14 00:45:22 -0700 |
|---|---|---|
| committer | Xark <Xark@XarkLabs.com> | 2020-06-14 00:45:22 -0700 |
| commit | 9509444ef2a55dcd75a6f5e1d96337f442238cee (patch) | |
| tree | 02d6ba48fbcb13b469f23818767d7389ae3e9205 /techlibs/ice40 | |
| parent | 74e93e083ff23f3381fe2409e5847f9843840b17 (diff) | |
| download | yosys-9509444ef2a55dcd75a6f5e1d96337f442238cee.tar.gz yosys-9509444ef2a55dcd75a6f5e1d96337f442238cee.tar.bz2 yosys-9509444ef2a55dcd75a6f5e1d96337f442238cee.zip | |
Fix Verilator sim warnings: 1 BLKSEQ and 3 WIDTH
Diffstat (limited to 'techlibs/ice40')
| -rw-r--r-- | techlibs/ice40/cells_sim.v | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/techlibs/ice40/cells_sim.v b/techlibs/ice40/cells_sim.v index ad572c877..7ee809262 100644 --- a/techlibs/ice40/cells_sim.v +++ b/techlibs/ice40/cells_sim.v @@ -2508,7 +2508,7 @@ module SB_SPRAM256KA ( always @(negedge POWEROFF) begin for (i = 0; i <= 16383; i = i+1) - mem[i] = 'bx; + mem[i] = 16'bx; end always @(posedge CLOCK, posedge off) begin @@ -2516,17 +2516,17 @@ module SB_SPRAM256KA ( DATAOUT <= 0; end else if (STANDBY) begin - DATAOUT <= 'bx; + DATAOUT <= 16'bx; end else if (CHIPSELECT) begin if (!WREN) begin DATAOUT <= mem[ADDRESS]; end else begin - if (MASKWREN[0]) mem[ADDRESS][ 3: 0] = DATAIN[ 3: 0]; - if (MASKWREN[1]) mem[ADDRESS][ 7: 4] = DATAIN[ 7: 4]; - if (MASKWREN[2]) mem[ADDRESS][11: 8] = DATAIN[11: 8]; - if (MASKWREN[3]) mem[ADDRESS][15:12] = DATAIN[15:12]; - DATAOUT <= 'bx; + if (MASKWREN[0]) mem[ADDRESS][ 3: 0] <= DATAIN[ 3: 0]; + if (MASKWREN[1]) mem[ADDRESS][ 7: 4] <= DATAIN[ 7: 4]; + if (MASKWREN[2]) mem[ADDRESS][11: 8] <= DATAIN[11: 8]; + if (MASKWREN[3]) mem[ADDRESS][15:12] <= DATAIN[15:12]; + DATAOUT <= 16'bx; end end end |