diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-10 14:18:16 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-08-10 14:18:16 -0700 |
| commit | c851dc13108021834533094a8a3236da6d9e0161 (patch) | |
| tree | 73ac462dd723cc389070cea893ddc9c1998339a2 /techlibs/ice40/tests | |
| parent | f54bf1631ff37a83733c162e6ebd188c1d5ea18f (diff) | |
| parent | f9020ce2b35f2fc205fc71cb095efce1a24fd86d (diff) | |
| download | yosys-c851dc13108021834533094a8a3236da6d9e0161.tar.gz yosys-c851dc13108021834533094a8a3236da6d9e0161.tar.bz2 yosys-c851dc13108021834533094a8a3236da6d9e0161.zip | |
Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_adder
Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"
Diffstat (limited to 'techlibs/ice40/tests')
| -rw-r--r-- | techlibs/ice40/tests/test_arith.ys | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/techlibs/ice40/tests/test_arith.ys b/techlibs/ice40/tests/test_arith.ys index ddb80b700..160c767fb 100644 --- a/techlibs/ice40/tests/test_arith.ys +++ b/techlibs/ice40/tests/test_arith.ys @@ -1,5 +1,6 @@ read_verilog test_arith.v synth_ice40 +techmap -map ../cells_sim.v rename test gate read_verilog test_arith.v @@ -7,11 +8,3 @@ rename test gold miter -equiv -flatten -make_outputs gold gate miter sat -verify -prove trigger 0 -show-ports miter - -synth_ice40 -top gate - -read_verilog test_arith.v -rename test gold - -miter -equiv -flatten -make_outputs gold gate miter -sat -verify -prove trigger 0 -show-ports miter |