aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40/ice40_opt.cc
diff options
context:
space:
mode:
authorAman Goel <amangoel@umich.edu>2018-08-18 08:18:40 +0530
committerGitHub <noreply@github.com>2018-08-18 08:18:40 +0530
commit61f002c908830d59e883d25668b731e7d12470d0 (patch)
tree25174f7321f60e14ca6c144544f29971c40abe9b /techlibs/ice40/ice40_opt.cc
parent5dcb899e76a82c8aa84552a59f4a9f64394e7785 (diff)
parente343f3e6d475984c21611474bffe7dcd8f599497 (diff)
downloadyosys-61f002c908830d59e883d25668b731e7d12470d0.tar.gz
yosys-61f002c908830d59e883d25668b731e7d12470d0.tar.bz2
yosys-61f002c908830d59e883d25668b731e7d12470d0.zip
Merge pull request #3 from YosysHQ/master
Updates from official repo
Diffstat (limited to 'techlibs/ice40/ice40_opt.cc')
-rw-r--r--techlibs/ice40/ice40_opt.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/ice40/ice40_opt.cc b/techlibs/ice40/ice40_opt.cc
index 7af60f297..162740059 100644
--- a/techlibs/ice40/ice40_opt.cc
+++ b/techlibs/ice40/ice40_opt.cc
@@ -136,7 +136,7 @@ static void run_ice40_opts(Module *module, bool unlut_mode)
struct Ice40OptPass : public Pass {
Ice40OptPass() : Pass("ice40_opt", "iCE40: perform simple optimizations") { }
- virtual void help()
+ void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
@@ -156,7 +156,7 @@ struct Ice40OptPass : public Pass {
log("mapped SB_LUT4 cells back to logic.\n");
log("\n");
}
- virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
+ void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
string opt_expr_args = "-mux_undef -undriven";
bool unlut_mode = false;