aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/anlogic/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-05-04 10:48:37 -0700
committerEddie Hung <eddie@fpgeh.com>2020-05-04 10:48:37 -0700
commit22bf22fab4f5388f8279466be1da21f5a4daeae2 (patch)
treebd241d2840d942e4ee0869e4c5a89296f688644e /techlibs/anlogic/cells_sim.v
parent584780d776c92bc91731dbc2710dd8d9a624dc70 (diff)
downloadyosys-22bf22fab4f5388f8279466be1da21f5a4daeae2.tar.gz
yosys-22bf22fab4f5388f8279466be1da21f5a4daeae2.tar.bz2
yosys-22bf22fab4f5388f8279466be1da21f5a4daeae2.zip
frontend: cleanup to use more ID::*, more dict<> instead of map<>
Diffstat (limited to 'techlibs/anlogic/cells_sim.v')
0 files changed, 0 insertions, 0 deletions