diff options
author | Miodrag Milanovic <mmicko@gmail.com> | 2022-02-17 17:18:36 +0100 |
---|---|---|
committer | Miodrag Milanovic <mmicko@gmail.com> | 2022-02-17 17:18:36 +0100 |
commit | 61752b255f139b00c98fb86d6c2aeea9aeef6bc8 (patch) | |
tree | ee047e2365b1d7c08cbf661a7fae9b98e4ab88bc /passes | |
parent | 21baf48e04bfb75527a6c04f1e98b34e62b8eec4 (diff) | |
download | yosys-61752b255f139b00c98fb86d6c2aeea9aeef6bc8.tar.gz yosys-61752b255f139b00c98fb86d6c2aeea9aeef6bc8.tar.bz2 yosys-61752b255f139b00c98fb86d6c2aeea9aeef6bc8.zip |
Review cleanup
Diffstat (limited to 'passes')
-rw-r--r-- | passes/sat/sim.cc | 11 |
1 files changed, 5 insertions, 6 deletions
diff --git a/passes/sat/sim.cc b/passes/sat/sim.cc index 47f48e67d..9437542da 100644 --- a/passes/sat/sim.cc +++ b/passes/sat/sim.cc @@ -77,7 +77,6 @@ struct SimShared double stop_time = -1; SimulationMode sim_mode = SimulationMode::sim; bool cycles_set = false; - const pool<IdString> ff_types = RTLIL::builtin_ff_cell_types(); }; void zinit(State &v) @@ -117,9 +116,9 @@ struct SimInstance { Const past_d; Const past_ad; - SigSpec past_clk; - SigSpec past_ce; - SigSpec past_srst; + State past_clk; + State past_ce; + State past_srst; FfData data; }; @@ -216,7 +215,7 @@ struct SimInstance } } - if (shared->ff_types.count(cell->type)) { + if (RTLIL::builtin_ff_cell_types().count(cell->type)) { FfData ff_data(nullptr, cell); ff_state_t ff; ff.past_d = Const(State::Sx, ff_data.width); @@ -478,7 +477,7 @@ struct SimInstance for (auto &it : ff_database) { ff_state_t &ff = it.second; - FfData ff_data = ff.data; + FfData &ff_data = ff.data; if (ff_data.has_clk) { // flip-flops |