aboutsummaryrefslogtreecommitdiffstats
path: root/passes
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2020-06-03 02:11:04 +0000
committerwhitequark <whitequark@whitequark.org>2020-06-04 00:02:12 +0000
commit3c3fa774e583af93e2713347b7840ef5d70d3a31 (patch)
tree0ceb6e0b65437be4e244fb70eac9dff6edd8ca1b /passes
parente561a3a76f392416ded61d9aeb830164476ae507 (diff)
downloadyosys-3c3fa774e583af93e2713347b7840ef5d70d3a31.tar.gz
yosys-3c3fa774e583af93e2713347b7840ef5d70d3a31.tar.bz2
yosys-3c3fa774e583af93e2713347b7840ef5d70d3a31.zip
flatten: simplify. NFC.
Flattening always does "non-recursive" mapping.
Diffstat (limited to 'passes')
-rw-r--r--passes/techmap/flatten.cc10
1 files changed, 4 insertions, 6 deletions
diff --git a/passes/techmap/flatten.cc b/passes/techmap/flatten.cc
index beb77b52d..94b2f387a 100644
--- a/passes/techmap/flatten.cc
+++ b/passes/techmap/flatten.cc
@@ -249,10 +249,8 @@ struct FlattenWorker
}
}
- bool flatten_module(RTLIL::Design *design, RTLIL::Module *module, pool<RTLIL::Cell*> &handled_cells, bool in_recursion)
+ bool flatten_module(RTLIL::Design *design, RTLIL::Module *module, pool<RTLIL::Cell*> &handled_cells)
{
- std::string mapmsg_prefix = in_recursion ? "Recursively mapping" : "Mapping";
-
if (!design->selected(module) || module->get_blackbox_attribute(ignore_wb))
return false;
@@ -346,7 +344,7 @@ struct FlattenWorker
mkdebug.off();
}
- log_debug("%s %s.%s (%s) using %s.\n", mapmsg_prefix.c_str(), log_id(module), log_id(cell), log_id(cell->type), log_id(tpl));
+ log_debug("Flattening %s.%s (%s) using %s.\n", log_id(module), log_id(cell), log_id(cell->type), log_id(tpl));
flatten_module(design, module, cell, tpl);
did_something = true;
}
@@ -408,13 +406,13 @@ struct FlattenPass : public Pass {
worker.flatten_do_list.insert(top_mod->name);
while (!worker.flatten_do_list.empty()) {
auto mod = design->module(*worker.flatten_do_list.begin());
- while (worker.flatten_module(design, mod, handled_cells, false)) { }
+ while (worker.flatten_module(design, mod, handled_cells)) { }
worker.flatten_done_list.insert(mod->name);
worker.flatten_do_list.erase(mod->name);
}
} else {
for (auto mod : design->modules().to_vector())
- while (worker.flatten_module(design, mod, handled_cells, false)) { }
+ while (worker.flatten_module(design, mod, handled_cells)) { }
}
log_suppressed();