aboutsummaryrefslogtreecommitdiffstats
path: root/passes
diff options
context:
space:
mode:
authorDan Ravensloft <dan.ravensloft@gmail.com>2020-08-26 18:44:48 +0100
committerMarcelina Koƛcielnicka <mwk@0x04.net>2020-08-26 22:50:16 +0200
commit1a07b330f8220ce441cabce2b21633a12434229a (patch)
tree4c564ecf2f8ae5585c90756151ad7d15381f5400 /passes
parent4f2b78e19af3a2d342efe9780e220282b7a3a046 (diff)
downloadyosys-1a07b330f8220ce441cabce2b21633a12434229a.tar.gz
yosys-1a07b330f8220ce441cabce2b21633a12434229a.tar.bz2
yosys-1a07b330f8220ce441cabce2b21633a12434229a.zip
intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed multiplies, so add an input signedness parameter to the MISTRAL_MUL* cells to propagate to Quartus' <family>_mac cells.
Diffstat (limited to 'passes')
0 files changed, 0 insertions, 0 deletions