aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-12-30 20:14:24 -0800
committerEddie Hung <eddie@fpgeh.com>2019-12-30 20:14:24 -0800
commitfad99c2ec7bd4bceaf5a2c1c5e93f83c85b81720 (patch)
treedeffe7731d8abbd5d20ca511a1ff2e6412cfa612 /passes/techmap
parentb42b64e8ed713b0e9810f18db7cafcf356e2b4f6 (diff)
parent0c4be94a02a70de495343258ecda19eb20b3616b (diff)
downloadyosys-fad99c2ec7bd4bceaf5a2c1c5e93f83c85b81720.tar.gz
yosys-fad99c2ec7bd4bceaf5a2c1c5e93f83c85b81720.tar.bz2
yosys-fad99c2ec7bd4bceaf5a2c1c5e93f83c85b81720.zip
Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor
Diffstat (limited to 'passes/techmap')
-rw-r--r--passes/techmap/abc9.cc9
1 files changed, 0 insertions, 9 deletions
diff --git a/passes/techmap/abc9.cc b/passes/techmap/abc9.cc
index 7d922df56..9e1318700 100644
--- a/passes/techmap/abc9.cc
+++ b/passes/techmap/abc9.cc
@@ -124,15 +124,6 @@ struct Abc9Pass : public ScriptPass
log("design as an XAIGER file with write_xaiger and then load that into ABC externally\n");
log("if you want to use ABC to convert your design into another format.\n");
log("\n");
- // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
- log("Delay targets can also be specified on a per clock basis by attaching a\n");
- log("'(* abc9_period = <int> *)' attribute onto clock wires (specifically, onto wires\n");
- log("that appear inside any special '$abc9_clock' wires inserted by abc9_map.v). This\n");
- log("can be achieved by modifying the source directly, or through a `setattr`\n");
- log("invocation. Since such attributes cannot yet be propagated through a\n");
- log("hierarchical design (whether or not it has been uniquified) it is recommended\n");
- log("that the design be flattened when using this feature.\n");
- log("\n");
log("[1] http://www.eecs.berkeley.edu/~alanmi/abc/\n");
log("\n");
help_script();