aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/zinit.cc
diff options
context:
space:
mode:
authorJannis Harder <me@jix.one>2023-04-20 12:12:50 +0200
committerJannis Harder <me@jix.one>2023-04-20 12:12:50 +0200
commit985f4926b77aef98a2639624a44e155b2233c3ad (patch)
treea0a072144adec6c43e4f283c321d2583b6e8baf5 /passes/techmap/zinit.cc
parent7efc50367ed8f582001a5a293a9cd51f788f6a13 (diff)
downloadyosys-985f4926b77aef98a2639624a44e155b2233c3ad.tar.gz
yosys-985f4926b77aef98a2639624a44e155b2233c3ad.tar.bz2
yosys-985f4926b77aef98a2639624a44e155b2233c3ad.zip
verilog: Fix const eval of unbased unsized constants
When the verilog frontend perfomed constant evaluation of unbased unsized constants in a context-determined expression it did not properly extend them by repeating the bit value. This only affected constant evaluation and not constants that made it through unchanged to RTLIL. The latter case was already covered by tests and working before. This fixes the const-eval issue by checking the `is_unsized` flag in bitsAsConst and extending the value accordingly. The newly added test also tests the already working non-const-eval case to highlight that both cases should behave the same.
Diffstat (limited to 'passes/techmap/zinit.cc')
0 files changed, 0 insertions, 0 deletions