aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/shregmap.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-08 16:24:20 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-08 16:24:20 -0700
commit6797f6b6c4660622dbde27ced83fdd37a874f00d (patch)
tree667a21707d40c56b014db4f67523ceffcd05731d /passes/techmap/shregmap.cc
parentf6c354c55bcba26978c8dd04c3cc4f02231aebe4 (diff)
downloadyosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.tar.gz
yosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.tar.bz2
yosys-6797f6b6c4660622dbde27ced83fdd37a874f00d.zip
$_XILINX_SHREG_ to preserve src attribute
Diffstat (limited to 'passes/techmap/shregmap.cc')
-rw-r--r--passes/techmap/shregmap.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/passes/techmap/shregmap.cc b/passes/techmap/shregmap.cc
index bd75cd95e..ec43b5654 100644
--- a/passes/techmap/shregmap.cc
+++ b/passes/techmap/shregmap.cc
@@ -232,6 +232,7 @@ struct ShregmapTechXilinx7 : ShregmapTech
log_assert(it != sigbit_to_shiftx_offset.end());
auto newcell = cell->module->addCell(NEW_ID, "$__XILINX_SHREG_");
+ newcell->set_src_attribute(cell->get_src_attribute());
newcell->setParam("\\DEPTH", cell->getParam("\\DEPTH"));
newcell->setParam("\\INIT", cell->getParam("\\INIT"));
newcell->setParam("\\CLKPOL", cell->getParam("\\CLKPOL"));