aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/abc9.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-01-09 17:10:54 -0800
committerEddie Hung <eddie@fpgeh.com>2020-01-09 17:10:54 -0800
commit67c9c41f7e566f5604a3e38e7ad402d6b5c80fd8 (patch)
tree6fdeb8801725a50ff6b1c70e852c95d6bb50f33e /passes/techmap/abc9.cc
parentdd718838bbbfe2fb3453eeda1580db39338698ec (diff)
downloadyosys-67c9c41f7e566f5604a3e38e7ad402d6b5c80fd8.tar.gz
yosys-67c9c41f7e566f5604a3e38e7ad402d6b5c80fd8.tar.bz2
yosys-67c9c41f7e566f5604a3e38e7ad402d6b5c80fd8.zip
Move abc9.* constpad entries to Abc9Pass::on_register()
Diffstat (limited to 'passes/techmap/abc9.cc')
-rw-r--r--passes/techmap/abc9.cc37
1 files changed, 37 insertions, 0 deletions
diff --git a/passes/techmap/abc9.cc b/passes/techmap/abc9.cc
index 3fdcc0e5c..3f05494c7 100644
--- a/passes/techmap/abc9.cc
+++ b/passes/techmap/abc9.cc
@@ -735,6 +735,43 @@ clone_lut:
struct Abc9Pass : public Pass {
Abc9Pass() : Pass("abc9", "use ABC9 for technology mapping") { }
+ void on_register() YS_OVERRIDE
+ {
+ RTLIL::constpad["abc9.script.default"] = "&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -v; &mfs";
+ RTLIL::constpad["abc9.script.default.area"] = "&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} {R} -a -v; &mfs";
+ RTLIL::constpad["abc9.script.default.fast"] = "&if {C} {W} {D} {R}";
+ // Based on ABC's &flow
+ RTLIL::constpad["abc9.script.flow"] = "&scorr; &sweep;" \
+ /* Round 1 */ \
+ "&unmap; &if {C} {W} {D} {R}; &mfs;" \
+ "&st; &dsdb;" \
+ "&unmap; &if {C} {W} {D} {R}; &mfs;" \
+ "&st; &syn2 -m -R 10; &dsdb;" \
+ "&blut -a -K 6;" \
+ "&unmap; &if {C} {W} {D} {R}; &mfs;" \
+ /* Round 2 */ \
+ "&st; &sopb;" \
+ "&unmap; &if {C} {W} {D} {R}; &mfs;" \
+ "&st; &dsdb;" \
+ "&unmap; &if {C} {W} {D} {R}; &mfs;" \
+ "&st; &syn2 -m -R 10; &dsdb;" \
+ "&blut -a -K 6;" \
+ "&unmap; &if {C} {W} {D} {R} -v; &mfs";
+ // Based on ABC's &flow2
+ RTLIL::constpad["abc9.script.flow2"] = "&scorr; &sweep;" \
+ /* Comm1 */ "&synch2 -K 6 -C 500; &if -m {C} {W} {D} {R} -v; &mfs "/*"-W 4 -M 500 -C 7000"*/"; &save;"\
+ /* Comm2 */ "&dch -C 500; &if -m {C} {W} {D} {R} -v; &mfs "/*"-W 4 -M 500 -C 7000"*/"; &save;"\
+ "&load; &st; &sopb -R 10 -C 4; " \
+ /* Comm3 */ "&synch2 -K 6 -C 500; &if -m "/*"-E 5"*/" {C} {W} {D} {R} -v; &mfs "/*"-W 4 -M 500 -C 7000"*/"; &save;"\
+ /* Comm2 */ "&dch -C 500; &if -m {C} {W} {D} {R} -v; &mfs "/*"-W 4 -M 500 -C 7000"*/"; &save; "\
+ "&load";
+ // Based on ABC's &flow3
+ RTLIL::constpad["abc9.script.flow3"] = "&scorr; &sweep;" \
+ "&if {C} {W} {D}; &save; &st; &syn2; &if {C} {W} {D} {R} -v; &save; &load;"\
+ "&st; &if {C} -g -K 6; &dch -f; &if {C} {W} {D} {R} -v; &save; &load;"\
+ "&st; &if {C} -g -K 6; &synch2; &if {C} {W} {D} {R} -v; &save; &load;"\
+ "&mfs";
+ }
void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|