aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat/sim.cc
diff options
context:
space:
mode:
authorMiodrag Milanovic <mmicko@gmail.com>2022-05-04 11:21:39 +0200
committerMiodrag Milanovic <mmicko@gmail.com>2022-05-04 11:21:39 +0200
commit8e02b3ca3061ea335c1e2e966be84013d3278612 (patch)
treecfc62e99b0435b6027ddc602b2387c30db4f9479 /passes/sat/sim.cc
parentad48639cdd2c929a867ea046bc4612c622ebfcee (diff)
downloadyosys-8e02b3ca3061ea335c1e2e966be84013d3278612.tar.gz
yosys-8e02b3ca3061ea335c1e2e966be84013d3278612.tar.bz2
yosys-8e02b3ca3061ea335c1e2e966be84013d3278612.zip
fix crash when no fst input
Diffstat (limited to 'passes/sat/sim.cc')
-rw-r--r--passes/sat/sim.cc3
1 files changed, 2 insertions, 1 deletions
diff --git a/passes/sat/sim.cc b/passes/sat/sim.cc
index 654378d09..d085fab2d 100644
--- a/passes/sat/sim.cc
+++ b/passes/sat/sim.cc
@@ -246,7 +246,8 @@ struct SimInstance
{
std::string name = cell->parameters.at(ID::MEMID).decode_string();
mem_cells[cell] = name;
- fst_memories[name] = shared->fst->getMemoryHandles(scope + "." + RTLIL::unescape_id(name));
+ if (shared->fst)
+ fst_memories[name] = shared->fst->getMemoryHandles(scope + "." + RTLIL::unescape_id(name));
}
if (cell->type.in(ID($assert), ID($cover), ID($assume))) {
formal_database.insert(cell);