diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-08-15 14:51:12 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-15 14:51:12 -0700 |
commit | eae5a6b12c0f44230f61ed23068e7200507f9520 (patch) | |
tree | 51fffae9b283c2310acf18b80ec814f2602ac342 /passes/opt/muxpack.cc | |
parent | 52355f5185fe42e28775e897f458b38a439c0ec5 (diff) | |
download | yosys-eae5a6b12c0f44230f61ed23068e7200507f9520.tar.gz yosys-eae5a6b12c0f44230f61ed23068e7200507f9520.tar.bz2 yosys-eae5a6b12c0f44230f61ed23068e7200507f9520.zip |
Use ID::keep more liberally too
Diffstat (limited to 'passes/opt/muxpack.cc')
-rw-r--r-- | passes/opt/muxpack.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/passes/opt/muxpack.cc b/passes/opt/muxpack.cc index 97c88f423..c40c02acd 100644 --- a/passes/opt/muxpack.cc +++ b/passes/opt/muxpack.cc @@ -135,7 +135,7 @@ struct MuxpackWorker { for (auto wire : module->wires()) { - if (wire->port_output || wire->get_bool_attribute(ID(keep))) { + if (wire->port_output || wire->get_bool_attribute(ID::keep)) { for (auto bit : sigmap(wire)) sigbit_with_non_chain_users.insert(bit); } @@ -143,7 +143,7 @@ struct MuxpackWorker for (auto cell : module->cells()) { - if (cell->type.in(ID($mux), ID($pmux)) && !cell->get_bool_attribute(ID(keep))) + if (cell->type.in(ID($mux), ID($pmux)) && !cell->get_bool_attribute(ID::keep)) { SigSpec a_sig = sigmap(cell->getPort(ID::A)); SigSpec b_sig; |