aboutsummaryrefslogtreecommitdiffstats
path: root/passes/cmds
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-04-16 08:06:12 -0700
committerGitHub <noreply@github.com>2020-04-16 08:06:12 -0700
commitaa552cefa3bd0e98346508a8c45a7805353f8305 (patch)
treecde71fc43321c703d2d4cf77bf912262a6453a7d /passes/cmds
parent90a1c6b6a4a5633399106c4a0558607cd1a1579b (diff)
parent75bb2c8c2472f4f09c556c09ae0ac3fb6a70d41a (diff)
downloadyosys-aa552cefa3bd0e98346508a8c45a7805353f8305.tar.gz
yosys-aa552cefa3bd0e98346508a8c45a7805353f8305.tar.bz2
yosys-aa552cefa3bd0e98346508a8c45a7805353f8305.zip
Merge pull request #1927 from YosysHQ/eddie/design_remove_assert
kernel: Design::remove(RTLIL::Module *) to check refcount_modules_
Diffstat (limited to 'passes/cmds')
-rw-r--r--passes/cmds/design.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/cmds/design.cc b/passes/cmds/design.cc
index 4612760cc..8861182aa 100644
--- a/passes/cmds/design.cc
+++ b/passes/cmds/design.cc
@@ -340,7 +340,7 @@ struct DesignPass : public Pass {
if (reset_mode || !load_name.empty() || push_mode || pop_mode)
{
- for (auto mod : design->modules())
+ for (auto mod : design->modules().to_vector())
design->remove(mod);
design->selection_stack.clear();