aboutsummaryrefslogtreecommitdiffstats
path: root/manual
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-10-20 23:28:09 +0200
committerGitHub <noreply@github.com>2018-10-20 23:28:09 +0200
commitf3de732fb4c85c02b64822c0c557a25b158e80ee (patch)
treeeb537e2edc2e2eebd2cac62b242501650ea56be3 /manual
parent11c8a9eb960fdb0a412fabcfbe787cbf5cc3a67d (diff)
parent436e3c0a7cbe5a482e14857e4e5a1d02b3464ae8 (diff)
downloadyosys-f3de732fb4c85c02b64822c0c557a25b158e80ee.tar.gz
yosys-f3de732fb4c85c02b64822c0c557a25b158e80ee.tar.bz2
yosys-f3de732fb4c85c02b64822c0c557a25b158e80ee.zip
Merge pull request #674 from rubund/feature/svinterface_at_top
Support for SystemVerilog interfaces as ports in the top level module + test case
Diffstat (limited to 'manual')
0 files changed, 0 insertions, 0 deletions