aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_StateOfTheArt/always03.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-04-22 09:49:55 +0200
committerClifford Wolf <clifford@clifford.at>2019-04-23 21:36:59 +0200
commit846eb5ea98594daed7bf80a3e9c077a1ce7cf6f2 (patch)
tree8f736e6a2e208ed22d74c9f40cf9503dcd11c54c /manual/CHAPTER_StateOfTheArt/always03.v
parent0bf9d0087c43f9db3d56cb2bed17268def21eb67 (diff)
downloadyosys-846eb5ea98594daed7bf80a3e9c077a1ce7cf6f2.tar.gz
yosys-846eb5ea98594daed7bf80a3e9c077a1ce7cf6f2.tar.bz2
yosys-846eb5ea98594daed7bf80a3e9c077a1ce7cf6f2.zip
Add $specify2/$specify3 support to write_verilog
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'manual/CHAPTER_StateOfTheArt/always03.v')
0 files changed, 0 insertions, 0 deletions