diff options
author | Clifford Wolf <clifford@clifford.at> | 2015-07-02 11:14:30 +0200 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2015-07-02 11:14:30 +0200 |
commit | 6c84341f22b2758181164e8d5cddd23e3589c90b (patch) | |
tree | 0438ad9becf956e43ebf8665fee89e021b13bcdf /manual/APPNOTE_010_Verilog_to_BLIF.tex | |
parent | 053058d78167f7f1ec377fddcee8b648a5ae4138 (diff) | |
download | yosys-6c84341f22b2758181164e8d5cddd23e3589c90b.tar.gz yosys-6c84341f22b2758181164e8d5cddd23e3589c90b.tar.bz2 yosys-6c84341f22b2758181164e8d5cddd23e3589c90b.zip |
Fixed trailing whitespaces
Diffstat (limited to 'manual/APPNOTE_010_Verilog_to_BLIF.tex')
-rw-r--r-- | manual/APPNOTE_010_Verilog_to_BLIF.tex | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/manual/APPNOTE_010_Verilog_to_BLIF.tex b/manual/APPNOTE_010_Verilog_to_BLIF.tex index 0f521fb0a..3e36fa386 100644 --- a/manual/APPNOTE_010_Verilog_to_BLIF.tex +++ b/manual/APPNOTE_010_Verilog_to_BLIF.tex @@ -150,11 +150,11 @@ write_blif softusb_navre.blif \end{figure} The first and last line obviously read the Verilog file and write the BLIF -file. +file. \medskip -The 2nd line checks the design hierarchy and instantiates parametrized +The 2nd line checks the design hierarchy and instantiates parametrized versions of the modules in the design, if necessary. In the case of this simple design this is a no-op. However, as a general rule a synthesis script should always contain this command as first command after reading the input @@ -174,7 +174,7 @@ instead of {\tt opt}. \item The command {\tt proc} converts {\it processes} (Yosys' internal representation of Verilog {\tt always}- and {\tt initial}-blocks) to circuits of multiplexers and storage elements (various types of flip-flops). -\item The command {\tt memory} converts Yosys' internal representations of +\item The command {\tt memory} converts Yosys' internal representations of arrays and array accesses to multi-port block memories, and then maps this block memories to address decoders and flip-flops, unless the option {\tt -nomap} is used, in which case the multi-port block memories stay in the design |