aboutsummaryrefslogtreecommitdiffstats
path: root/libs/subcircuit
diff options
context:
space:
mode:
authorBenedikt Tutzer <e1225461@student.tuwien.ac.at>2018-07-09 15:48:06 +0200
committerBenedikt Tutzer <e1225461@student.tuwien.ac.at>2018-07-09 15:48:06 +0200
commit8ebaeecd83b22db5c196356844f01ce69d0b4bea (patch)
tree3cb3988ab1e6597ed12f836e93cad8301770ecdf /libs/subcircuit
parent7911379d4a3806af8141e5737e217a2b05368d6c (diff)
downloadyosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.tar.gz
yosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.tar.bz2
yosys-8ebaeecd83b22db5c196356844f01ce69d0b4bea.zip
multiple designs can now exist independent from each other. Cells/Wires/Modules can now move to a different parent without referencing issues
Diffstat (limited to 'libs/subcircuit')
0 files changed, 0 insertions, 0 deletions