aboutsummaryrefslogtreecommitdiffstats
path: root/kernel
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-03-18 12:21:40 -0700
committerEddie Hung <eddie@fpgeh.com>2020-03-18 12:21:40 -0700
commit7ad7f41bc555d7fc77a2201cdc485702505df637 (patch)
treeca262dbd1d7e7e598228c3bf97898e5fac535b57 /kernel
parenta0cc795e85541b0326b6d4396a726142f0d0f8bb (diff)
downloadyosys-7ad7f41bc555d7fc77a2201cdc485702505df637.tar.gz
yosys-7ad7f41bc555d7fc77a2201cdc485702505df637.tar.bz2
yosys-7ad7f41bc555d7fc77a2201cdc485702505df637.zip
kernel: share a single CellTypes within a pass
Diffstat (limited to 'kernel')
-rw-r--r--kernel/modtools.h13
1 files changed, 3 insertions, 10 deletions
diff --git a/kernel/modtools.h b/kernel/modtools.h
index 409562eb9..383b37589 100644
--- a/kernel/modtools.h
+++ b/kernel/modtools.h
@@ -380,22 +380,15 @@ struct ModWalker
}
}
- ModWalker() : design(NULL), module(NULL)
+ ModWalker(RTLIL::Design *design) : design(design), module(NULL)
{
+ ct.setup(design);
}
- ModWalker(RTLIL::Design *design, RTLIL::Module *module, CellTypes *filter_ct = NULL)
+ void setup(RTLIL::Module *module, CellTypes *filter_ct = NULL)
{
- setup(design, module, filter_ct);
- }
-
- void setup(RTLIL::Design *design, RTLIL::Module *module, CellTypes *filter_ct = NULL)
- {
- this->design = design;
this->module = module;
- ct.clear();
- ct.setup(design);
sigmap.set(module);
signal_drivers.clear();