diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-09-27 17:00:19 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-09-27 17:00:19 -0700 |
| commit | 11cb5fab004c005c6d674494b1486ee501037c5c (patch) | |
| tree | b36f04fc222593d27283c52473f677eb0d7425e1 /kernel | |
| parent | 8f5710c464b2b3b91f0c7f29a9420dcb798be4c5 (diff) | |
| download | yosys-11cb5fab004c005c6d674494b1486ee501037c5c.tar.gz yosys-11cb5fab004c005c6d674494b1486ee501037c5c.tar.bz2 yosys-11cb5fab004c005c6d674494b1486ee501037c5c.zip | |
Fix typo
Diffstat (limited to 'kernel')
| -rw-r--r-- | kernel/rtlil.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/kernel/rtlil.cc b/kernel/rtlil.cc index 1d380135b..f42f5430f 100644 --- a/kernel/rtlil.cc +++ b/kernel/rtlil.cc @@ -1528,7 +1528,7 @@ std::vector<RTLIL::Wire*> RTLIL::Module::selected_wires() const std::vector<RTLIL::Cell*> RTLIL::Module::selected_cells() const { std::vector<RTLIL::Cell*> result; - result.reserve(wires_.size()); + result.reserve(cells_.size()); for (auto &it : cells_) if (design->selected(this, it.second)) result.push_back(it.second); |