diff options
author | whitequark <whitequark@whitequark.org> | 2020-05-05 04:11:16 +0000 |
---|---|---|
committer | whitequark <whitequark@whitequark.org> | 2020-05-05 04:16:59 +0000 |
commit | 66d0ed2bcc7195aab5b107b2536e6818fe5b244c (patch) | |
tree | 2241c2fdc50c94b277774292d4cbc67ba109f712 /frontends | |
parent | d1c8837572fb343baccff4d766a8aa0bca26aab7 (diff) | |
download | yosys-66d0ed2bcc7195aab5b107b2536e6818fe5b244c.tar.gz yosys-66d0ed2bcc7195aab5b107b2536e6818fe5b244c.tar.bz2 yosys-66d0ed2bcc7195aab5b107b2536e6818fe5b244c.zip |
ast/simplify: don't bitblast async ROMs declared as `logic`.
Fixes #2020.
Diffstat (limited to 'frontends')
-rw-r--r-- | frontends/ast/simplify.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/frontends/ast/simplify.cc b/frontends/ast/simplify.cc index 837c14ad7..9453937e3 100644 --- a/frontends/ast/simplify.cc +++ b/frontends/ast/simplify.cc @@ -3477,8 +3477,8 @@ void AstNode::mem2reg_as_needed_pass1(dict<AstNode*, pool<std::string>> &mem2reg } } - // also activate if requested, either by using mem2reg attribute or by declaring array as 'wire' instead of 'reg' - if (type == AST_MEMORY && (get_bool_attribute(ID::mem2reg) || (flags & AstNode::MEM2REG_FL_ALL) || !is_reg)) + // also activate if requested, either by using mem2reg attribute or by declaring array as 'wire' instead of 'reg' or 'logic' + if (type == AST_MEMORY && (get_bool_attribute(ID::mem2reg) || (flags & AstNode::MEM2REG_FL_ALL) || !(is_reg || is_logic))) mem2reg_candidates[this] |= AstNode::MEM2REG_FL_FORCED; if (type == AST_MODULE && get_bool_attribute(ID::mem2reg)) |