diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-08-02 21:10:08 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-08-02 21:10:08 +0200 |
| commit | ca1b5d50e0e577a88ae265b71679b81e71980db8 (patch) | |
| tree | a030da8ad8fa3aa92dbffee81a7f6e6e76d67636 /frontends/vhdl2verilog | |
| parent | b6acbc82e6a2954d453188a9997da2a30731ddac (diff) | |
| download | yosys-ca1b5d50e0e577a88ae265b71679b81e71980db8.tar.gz yosys-ca1b5d50e0e577a88ae265b71679b81e71980db8.tar.bz2 yosys-ca1b5d50e0e577a88ae265b71679b81e71980db8.zip | |
Improved verilog output for ordinary $mux cells
Diffstat (limited to 'frontends/vhdl2verilog')
0 files changed, 0 insertions, 0 deletions