diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-08-05 12:15:53 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-08-05 12:15:53 +0200 |
| commit | 91dd87e60b120119ee34a9961a7b5f33f340282e (patch) | |
| tree | a7e110f443798bc0ef3c070aec0435d3c5e6b02c /frontends/vhdl2verilog/Makefile.inc | |
| parent | 0129d41efad623ee95878a673c1c1190261ba3ef (diff) | |
| download | yosys-91dd87e60b120119ee34a9961a7b5f33f340282e.tar.gz yosys-91dd87e60b120119ee34a9961a7b5f33f340282e.tar.bz2 yosys-91dd87e60b120119ee34a9961a7b5f33f340282e.zip | |
Improved scope resolution of local regs in Verilog+AST frontend
Diffstat (limited to 'frontends/vhdl2verilog/Makefile.inc')
0 files changed, 0 insertions, 0 deletions