diff options
| author | Stefan Biereigel <stefan.biereigel@cern.ch> | 2019-05-23 17:55:56 +0200 |
|---|---|---|
| committer | Stefan Biereigel <stefan.biereigel@cern.ch> | 2019-05-23 17:55:56 +0200 |
| commit | 85de9d26c1118a83b01f62c450acecf3fd9077d6 (patch) | |
| tree | 5b83ab2a60b75a9de2ae2f8c107d5c2c5c6d7050 /frontends/verilog | |
| parent | c2caf85f7cbcbea4240b56a134e4c3e74189c62d (diff) | |
| download | yosys-85de9d26c1118a83b01f62c450acecf3fd9077d6.tar.gz yosys-85de9d26c1118a83b01f62c450acecf3fd9077d6.tar.bz2 yosys-85de9d26c1118a83b01f62c450acecf3fd9077d6.zip | |
fix assignment of non-wires
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions