aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_frontend.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-03 14:40:32 -0700
committerEddie Hung <eddie@fpgeh.com>2019-05-03 14:40:32 -0700
commitc2e29ab809c5eb3ac89d50868d0e88d831c33d52 (patch)
treeabe3a0ac3178a229cecdb59b79d9809d7cbca0c2 /frontends/verilog/verilog_frontend.cc
parent1e5f072c0556158924387dedbb78b4cc61bfcf7a (diff)
downloadyosys-c2e29ab809c5eb3ac89d50868d0e88d831c33d52.tar.gz
yosys-c2e29ab809c5eb3ac89d50868d0e88d831c33d52.tar.bz2
yosys-c2e29ab809c5eb3ac89d50868d0e88d831c33d52.zip
Rename cells_map.v to prevent clash with ff_map.v
Diffstat (limited to 'frontends/verilog/verilog_frontend.cc')
0 files changed, 0 insertions, 0 deletions