aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-03-04 23:41:54 +0100
committerClifford Wolf <clifford@clifford.at>2017-03-04 23:41:54 +0100
commitc8553539866128279897336795f00248eb527ffa (patch)
treebd65478263b5388c56825769719dc1aee408269c /frontends/verilog/preproc.cc
parenta6ca28276e3786ba3d756f46d7804a6dcf1e5b11 (diff)
downloadyosys-c8553539866128279897336795f00248eb527ffa.tar.gz
yosys-c8553539866128279897336795f00248eb527ffa.tar.bz2
yosys-c8553539866128279897336795f00248eb527ffa.zip
Improve smt2 encodings of assert/assume/cover, better wire_smt2 help msg
Diffstat (limited to 'frontends/verilog/preproc.cc')
0 files changed, 0 insertions, 0 deletions