aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verific/verific.h
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-03-26 13:04:10 +0200
committerClifford Wolf <clifford@clifford.at>2018-03-26 13:04:10 +0200
commit315d5e32bfb63a2b4be2dc5e729125c420b164a4 (patch)
tree5c9d7e1dc45022a300a6796f6aea2f0273351722 /frontends/verific/verific.h
parent3f0070247590458c5ed28c5a7abfc3b9d1ec138b (diff)
downloadyosys-315d5e32bfb63a2b4be2dc5e729125c420b164a4.tar.gz
yosys-315d5e32bfb63a2b4be2dc5e729125c420b164a4.tar.bz2
yosys-315d5e32bfb63a2b4be2dc5e729125c420b164a4.zip
Fix handling of unclocked immediate assertions in Verific front-end
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'frontends/verific/verific.h')
-rw-r--r--frontends/verific/verific.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/verific/verific.h b/frontends/verific/verific.h
index 877d79057..9e3e39695 100644
--- a/frontends/verific/verific.h
+++ b/frontends/verific/verific.h
@@ -42,7 +42,7 @@ struct VerificClocking {
bool posedge = true;
VerificClocking() { }
- VerificClocking(VerificImporter *importer, Verific::Net *net);
+ VerificClocking(VerificImporter *importer, Verific::Net *net, bool sva_at_only = false);
RTLIL::Cell *addDff(IdString name, SigSpec sig_d, SigSpec sig_q, Const init_value = Const());
RTLIL::Cell *addAdff(IdString name, RTLIL::SigSpec sig_arst, SigSpec sig_d, SigSpec sig_q, Const arst_value);
RTLIL::Cell *addDffsr(IdString name, RTLIL::SigSpec sig_set, RTLIL::SigSpec sig_clr, SigSpec sig_d, SigSpec sig_q);