diff options
| author | Clifford Wolf <clifford@clifford.at> | 2017-06-07 12:30:24 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2017-06-07 12:30:24 +0200 |
| commit | 8f8baccfde62d238025024eb1060ae0aba4c77e3 (patch) | |
| tree | 302be16a368f4df3b010f0ad6d2edf4135ad5a1e /frontends/ast | |
| parent | 129984e115d318e00ec065ea76cb8c5926393bc4 (diff) | |
| download | yosys-8f8baccfde62d238025024eb1060ae0aba4c77e3.tar.gz yosys-8f8baccfde62d238025024eb1060ae0aba4c77e3.tar.bz2 yosys-8f8baccfde62d238025024eb1060ae0aba4c77e3.zip | |
Fix generation of vlogtb output in yosys-smtbmc for "rand reg" and "rand const reg"
Diffstat (limited to 'frontends/ast')
| -rw-r--r-- | frontends/ast/genrtlil.cc | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/frontends/ast/genrtlil.cc b/frontends/ast/genrtlil.cc index 78e83e038..6c2eafacd 100644 --- a/frontends/ast/genrtlil.cc +++ b/frontends/ast/genrtlil.cc @@ -1497,6 +1497,13 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint) cell->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum); cell->parameters["\\WIDTH"] = width; + if (attributes.count("\\reg")) { + auto &attr = attributes.at("\\reg"); + if (attr->type != AST_CONSTANT) + log_error("Attribute `reg' with non-constant value at %s:%d!\n", filename.c_str(), linenum); + cell->attributes["\\reg"] = attr->asAttrConst(); + } + Wire *wire = current_module->addWire(myid + "_wire", width); wire->attributes["\\src"] = stringf("%s:%d", filename.c_str(), linenum); cell->setPort("\\Y", wire); |